Microsemi and MathWorks support FPGA-in-the-loop verification

Microsemi and MathWorks launched  hardware support for FPGA-in-the-loop (FIL) verification workflow with Microsemi FPGA development boards. The integrated FIL workflow with HDL Coder and HDL Verifier from MathWorks enables customers to automatically generate test benches for hardware description language (HDL) verification, including VHSIC Hardware Description Language (VHDL) and Verilog, providing rapid prototyping and verification of ...

This story continues at Microsemi and MathWorks support FPGA-in-the-loop verification

Or just read more coverage at Electronics Weekly